UART: Fix FBRD

Closes #70

Co-authored-by: Carl Fredrik Samson <cfsamson@users.noreply.github.com>
pull/71/head
Andre Richter 4 years ago
parent 519be514a5
commit 87e74f62cd
No known key found for this signature in database
GPG Key ID: 2116C1AB102F615E

@ -460,7 +460,7 @@ diff -uNr 05_safe_globals/src/bsp/device_driver/bcm/bcm2xxx_pl011_uart.rs 06_dri
+
+ self.registers.ICR.write(ICR::ALL::CLEAR);
+ self.registers.IBRD.write(IBRD::IBRD.val(13));
+ self.registers.FBRD.write(FBRD::FBRD.val(2));
+ self.registers.FBRD.write(FBRD::FBRD.val(1));
+ self.registers
+ .LCRH
+ .write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -234,7 +234,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

@ -182,7 +182,7 @@ impl PL011UartInner {
self.registers.ICR.write(ICR::ALL::CLEAR);
self.registers.IBRD.write(IBRD::IBRD.val(13));
self.registers.FBRD.write(FBRD::FBRD.val(2));
self.registers.FBRD.write(FBRD::FBRD.val(1));
self.registers
.LCRH
.write(LCRH::WLEN::EightBit + LCRH::FEN::FifosEnabled); // 8N1 + Fifo on

Loading…
Cancel
Save